IEEE 1500

IEEE 1500 is the Standard for Embedded Core Test (SECT), created to address the test integration challenges of large SoCs assembled from many third-party and internally developed IP cores, each with its own DFT structures (scan chains, BIST, internal test ports) that need to be accessed and controlled through a common, modular interface at the chip level. Rather than mandating a specific test architecture inside each core, IEEE 1500 standardizes the wrapper that surrounds a core, defining how the chip-level test access mechanism (TAM) connects to the core's internal test logic.

The core of the standard is the wrapper boundary register (WBR), a configurable shift register placed around the core's I/O that can isolate the core from the rest of the chip during test, capture/launch values on the core's functional pins, and provide test access independent of the core's internal implementation. A wrapper instruction register (WIR), analogous to a JTAG instruction register, configures the wrapper's mode of operation, for example normal functional mode, internal test mode (where the wrapper feeds the core's own internal scan chains), or external test mode (where the wrapper drives interconnect between cores). The wrapper serial port (WSP) provides the standardized serial control interface, while wrapper parallel ports allow wide, fast TAM connections for cores with high internal scan chain counts.

In practice, IEEE 1500 wrappers let SoC integrators treat each core as a "black box" for test purposes: the core provider delivers a wrapper-compliant model (often described using the Core Test Language, CTL) describing the wrapper's configuration, scan chain lengths, and test modes, and the SoC-level DFT team connects these wrappers to a chip-level TAM and ultimately to the JTAG TAP without needing detailed knowledge of each core's internals. This is particularly valuable for hierarchical DFT flows, where cores are tested independently (core-level ATPG and patterns retargeted through the wrapper), reducing the complexity of flattening enormous gate-level netlists for monolithic ATPG and enabling reuse of pre-verified test patterns from IP providers, including hard macros and chiplets in multi-die packages.

Resume Tips

Join VLSI Korea

Follow vlsi.kr for semiconductor design career guides, tooling deep-dives, and updates to these roadmaps.

Visit vlsi.kr Articles, tools, and career resources

Roadmaps STA Physical Design RTL Design Design Verification vlsi.kr Blog

VLSI Korea Roadmaps

Interactive career roadmaps for semiconductor design — Static Timing Analysis, Physical Design, RTL Design, Verification, Analog Design, DFT, and EDA Toolflow Engineering. Built for students, junior engineers, and experienced professionals.

© VLSI Korea · vlsi.kr